LEMON Manuals: Even more car manuals for everyone
Home >> Mercedes Benz >> 2021 >> Sprinter 1500 Van Cargo >> Repair and Diagnosis >> Accessories & Equipment >> Body Interior >> ELECTRICAL SYSTEM, EQUIPMENT & INSTRUCTIONS - BASIC KNOWLEDGE (1 of 2) >> Basic Knowledge >> PSM Logic Functions, Counter Block Function - GF54.21-D-3213TSA

PSM Logic Functions, Counter Block Function - GF54.21-D-3213TSA

Model 907 

with code ED5 (Parameterisable special module) 

G13792304

Counter block, function 

The counter block is an element for counting signal edge changes. It has a reset input (R), an activate (enable) input (En), an up/down direction input (U/D) and a counter input (ZE) to which the signal to be monitored is applied.

A codable filter is connected upstream of each input (E1 , E2 , E3 , E4 ).

The internal counter register is 16 bits wide. When the reset input (R) is active, the content of this counter register is reset to the set reset value (RW) (e.g. 0x0000).

If the counter reading (ZS) increases to 0xFFFF, the counter reading returns to 0x0000 when the next edge is detected at the clock input. The activate input (En) enables or disables evaluation of the counter input (ZE).

The direction input determines the counting direction: With "0" at input (E4), counting will be upward; with "1", counting will be downward.

Only positive edges are evaluated.

Coding of counter block 

The inputs (E1 , E2 , E3 , E4 ) of the counter block are coded as follows:

The input (E1 , E2 , E3 , E4 ) is assigned an identification number (ID) of a signal in the signal pool. The counter reading (ZS) is written to the signal pool as a 16-bit value.

CODING VIA DATA ENTRY TABLE

Designation in data entry table Data entry bit width Data bit evaluation Meaning
B1_G1_CNT1_Resetwert 16 bit 1 bit Reset value (RW)
B1_G1_CNT1_1_Signal_ID 32 bit 1 bit Filter + signal ID for data entry of Reset (R) input signal → 1
B1_G1_CNT1_2_Signal_ID 32 bit 1 bit Filter + signal ID for data entry of Activate input (En) input signal → 1.
B1_G1_CNT1_3_Signal_ID 32 bit 1 bit Filter + signal ID for data entry of Counter (ZE) input signal → (edge evaluation)
B1_G1_CNT1_4_Signal_ID 32 bit 1 bit Filter + signal ID for data entry of counting direction input signal:
Up → 0
Down → 1
SIGNAL ID OF OUTPUT

Designation in signal ID list Data bit width Meaning
Out_G1_CNT1 1 bit Signal ID of output

The same applies for the other counter blocks under observation of the naming conventions:

Overview of system components for parameterizable special module (PSM) GF54.21-D-9998TSA